AMENDMENTS TO THE CLAIMS

1. (Currently Amended) A method of reducing electrical power consumption by a digital computer when said computer is supplied with electrical power, but fails to process a computer application program for a prescribed period of inactivity, said digital computer [[,]] including a processor, said processor producing and maintaining an internal context, said method comprising the computer implemented steps of:

determining if said prescribed period of inactivity has been attained, and, in response to an affirmative determination;

preserving said internal context against loss due to removal of electrical power from said processor, said internal context preserved in a private memory accessible only by said processor and powered independently of said processor;

removing all electrical power from said processor, whereby said processor is powered down, notwithstanding continued supply of electrical power to said computer; and

restoring electrical power to said processor and restoring said preserved internal context to said processor when processing is to resume.

2. (Currently Amended) The method defined in claim 1, wherein said step of preserving said internal context against loss due to removal of electrical power from said processor, includes the steps of:

reading said internal context from the internal memory of said processor prior to removal of electrical power from said processor, said internal memory comprising internal registers; and

writing said internal context into ~~a second~~ said private memory [[,]] ~~said second memory being electrically powered separately from said processor,~~

~~wherein removal of electrical power from said processor leaves electrical power to said second memory unaffected.~~

A1

Sub B1

3. (Original) The method as defined in claim 1 wherein said internal memory of said processor includes a cache memory; and wherein said step of preserving said internal context, includes the steps:

supplying electrical power to said cache memory separately from said processor, wherein removal of electrical power from said processor leaves electrical power to said cache memory unaffected to prevent loss of said internal context on removal of electrical power from said processor.

4. (Original) The method as defined in claim 1, wherein the step of restoring electrical power to said processor and restoring said preserved internal context to said processor when processing is to resume, further comprises the steps of:

initializing said processor;

determining whether application of electrical power was due to a power on reset condition or a resume from a suspend to RAM condition; and

upon determining that electrical power commenced due to a resume from a suspend to RAM condition, then accessing and installing said preserved internal context to said processor.

5. (Original) The method as defined in claim 2, wherein said step of restoring electrical power to said processor and restoring said preserved internal context to said processor when processing is to resume, further comprises the steps of:

initializing said processor;

determining whether restoration of electrical power to said processor is due to a power on reset condition or a resume from a suspend to RAM condition; and

upon determining that electrical power commenced due to a resume from a suspend to RAM condition, then accessing said preserved internal context in said second memory and reading back said internal context into said internal registers for access by said processor, whereby the internal context of said processor is restored.

6. (Currently Amended) The method as defined in claim 5, wherein said digital computer comprises a host processor containing code morphing software for dynamically translating and executing target applications designed for execution by a target processor, whereby said host processor creates a virtual target processor, said host processor maintaining data representing the state of said virtual target processor during processing of instructions of said target application and the internal context of said virtual target processor;

said digital computer including a private memory for storing at least the state of the virtual target processor and target application and the internal context of said virtual target processor.

7. (Currently Amended) A processing system, comprising:

a central processing unit (CPU) for processing instructions of an application, said central processing unit including internal registers;

a first memory;

a second memory;

a power supply for supplying power separately to said CPU and said first and second ~~memory~~ memories, wherein said CPU, said first memory and said second memory each reside in separate power domains;

said power supply including:

a rechargeable battery;

first power circuit means for distributing electrical power to said CPU;

second power circuit means for distributing electrical power to at least said first memory and said second memory; and

an on-off switch for closing power from said battery to each of said first and second power circuit means, whereby said first and second power circuit means ~~is~~ are enabled to deliver power;

first program routine means for detecting inactivity of application instruction processing of said CPU for a period of time, Tmax;

second program routine means for saving the ~~entire~~ internal context of said CPU in said second memory and for producing ~~an STR~~ a signature in response to a positive detection of inactivity by said first program routine means, said signature indicating that said second memory contains information;

third program routine means for terminating distribution of power by said first power circuit means following completion of said second program routine means, whereby power is removed from said CPU while said internal context of said CPU is preserved in said second memory.

8. (Currently Amended) The processor as defined in claim 7, further comprising:

a user operated input device for enabling user input to said application;

means for enabling said second power circuit means to distribute power to said CPU, responsive to operation of said user operated input device;

program means responsive to re-energization of said CPU for initiating an initialization process for said CPU;

loading and processing a boot loader;

configuring internal memory of said CPU, excluding said second memory;

~~reset~~ resetting registers of said CPU; and

checking for ~~STR~~ said signature;

fourth routine program means, responsive to detection of said ~~STR~~ signature, for retrieving the portion of said internal context of said CPU earlier stored in said internal memory of said CPU and reading back said portion into the internal registers of said CPU, and retrieving said context of said Northbridge registers and loading said context in said internal memory of said CPU.

9. (Original) The processor as define in claim 8, further comprising:

fifth routine program means for retrieving the next instruction of the application program for execution by said CPU, responsive to completion of said fourth routine program means.

10. (Currently Amended) A processing system, comprising:

a central processing unit for processing instructions, said central processing unit including internal registers;

a first memory;

a second memory;

~~Code~~ code morphing program means defining a virtual X86 processing system, said virtual X86 processing system including a virtual X86 central

processing unit and a virtual Northbridge chip, whereby instructions of an X86 application may be processed in said processing system;

a power supply for supplying power separately to said CPU and said first and second ~~memory~~ memories, wherein said CPU, said first memory and said second memory each reside in separate power domains;

A1
Sub B1

said power supply including:

a rechargeable battery;

first power circuit means for distributing electrical power to said CPU;

second power circuit means for distributing electrical power to at least said first and second memory; and

an on-off switch for closing power from said battery to each of said first and second power circuit means, whereby said first and second power circuit means are ~~is~~ enabled to deliver power;

first program routine means for detecting inactivity of application instruction processing of said CPU for a period of Tmax;

second program routine means for saving the entire internal context of said CPU in said second memory and for producing ~~an STR~~ a signature in response to a positive detection of inactivity by said first program routine means, said signature indicating that said second memory contains information;

third program routine means for terminating distribution of power by said first power circuit means following completion of said second program routine means, whereby power is removed from said CPU and said CPU is placed in an off state while said internal context of said CPU is preserved in said second memory.

11. (Currently Amended) The processor as defined in claim 10, further comprising:

means for enabling said second power circuit means to distribute power to said CPU, responsive to operation of said user operated input device;

program means responsive to re-energization of said CPU for initiating an initialization process for said CPU;

loading and processing a boot loader;

configuring internal memory of said CPU, excluding said second memory;

~~reseting~~ resetting the registers of said CPU; and

checking for ~~an STR~~ said signature;

fourth program routine means, responsive to detection of said ~~STR~~ signature, for retrieving the portion of said internal context of said CPU earlier stored in one of said first and second memory and reading back said portion into the internal registers of said CPU, and retrieving said context of said Northbridge registers earlier stored in one of said first and second memory and loading said context in said internal registers of said CPU.

12. (Currently Amended) A digital computer comprising: a CPU; a private memory accessible only by said CPU; and a power supply, said power supply for supplying power to said CPU and said private memory independent of one another to enable withdrawal of power from said CPU without withdrawal of power from said private memory; said CPU defining and maintaining a CPU context to enable processing of application programs; and said CPU context being stored in said private memory, whereby said context is retained upon withdrawal of power from said CPU without withdrawal of power from said private memory.

13. (Original) The digital computer defined in claim 12, wherein said digital computer comprises a host computer for dynamically translating and executing instructions of a target application designed for processing by a target computer containing an instruction set different from the instruction set of the host computer.

A1
Sub B1

14. (Currently Amended) ~~The~~ A method of reducing power consumption of a digital computer during a sleep mode of operation, said digital computer including a power management program for placing said digital computer in multiple stages of sleep mode, said multiple ~~stage~~ stages of sleep comprising at least a pre-STR (suspend to RAM) stage and an STR stage, said method comprising the steps of:

determining whether ~~an~~ a first instruction is issued by said power management program for placing said digital computer in a pre-STR stage of sleep, said pre-STR stage comprising maintaining power to a processor of said digital computer;

intercepting said first instruction; and

substituting for said ~~intercepted~~ first instruction ~~an~~ a second instruction to place said digital computer in said STR stage of sleep, said STR stage comprising removing power from said processor, wherein entry to said STR stage occurs bypassing said pre-STR stage in response to said first instruction and transparent to said power management program.

15. (New) The method of claim 14 further comprising:

writing internal context of said processor to a private memory accessible only by said processor and powered independently of said processor; and

removing power from said processor.

16. (New) A computer system comprising:

a processor;

a first memory accessible by said processor; and

a second memory accessible only to said processor, wherein power to said second memory is controlled separately from power to said processor and to said first memory, wherein power is maintained to said second memory when power is removed from said processor, said second memory for maintaining internal context of said processor when power is removed from said processor.

17. (New) The computer system of claim 16 wherein said second memory is external to said processor.

18. (New) The computer system of claim 16 wherein said second memory is internal to said processor.

19. (New) The computer system of claim 18 further comprising a third memory external to said processor and accessible only to said processor, wherein power to said third memory is controlled separately from power to said processor and to said first and second memories.